

AME Design Rules for DragonFly® IV

The design rules are not technical limitations of the system, but process parameters to ensure a high yield

Min Trace Width $75\mu\text{m} \pm 9\mu\text{m}$

Annotation Clearance
To Trace $> 180\mu\text{m}$

Min Electrical Clearance / Space

Clearance/Space	Trace Thickness
$100\mu\text{m} \pm 9\mu\text{m}$	$17\mu\text{m} - 50\mu\text{m}$
$150\mu\text{m} \pm 9\mu\text{m}$	$50\mu\text{m} - 100\mu\text{m}$

Minimum PTH/Via release/clearance: $250\mu\text{m}$

Edge Spacing
 0.5mm (When no edge plating)

$0.7\text{mm} \leq \text{Thickness} \leq 3\text{mm} \pm 5\%$

Through Hole (TH)
Min: $400\mu\text{m} \pm 18\mu\text{m}$

Plated Through Hole (PTH)
Min: $400\mu\text{m} \pm 18\mu\text{m}$
Pad surrounding PTH \geq (TH diameter + $150\mu\text{m}$ plating ring + $200\mu\text{m}$). Ensures continuity of conductive material.

Via
Min: $150\mu\text{m} \pm 18\mu\text{m}$
Pad surrounding via \geq (via diameter + $200\mu\text{m}$). Ensures continuity of conductive material.

*Expected by Q3, 2022. Currently - minimum $200\mu\text{m}$

Signal / Plane
Layer Thickness
Min: $17\mu\text{m}$, $6\mu\text{m}$
steps
up to $100\mu\text{m}$

Top / Bottom Solder
Mask Thickness
 $50\mu\text{m}$

Minimum Prepreg Above Layer

Signal/plane thickness $\pm 5\%$	Min Prepreg above layer
$17 - 34\mu\text{m}$	$50\mu\text{m}$
$35 - 69\mu\text{m}$	$75\mu\text{m}$
$70 - 99\mu\text{m}$	$125\mu\text{m}$
$100\mu\text{m}$	$150\mu\text{m}$